Patent Application

Attorney Docket No.: 57941.000063

Client Reference No.: RA001.2003.2.C.US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Michael FARMWALD et al.

Group Art Unit: 2818

Appln. No.: 10/716,596

Examiner: Unassigned

November 20, 2003 Filed:

For: INTEGRATED CIRCUIT I/O USING

A HIGH PERFORMANCE BUS

TNTERFACE

Mail Stop Amendment

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with the duty under 37 C.F.R. § 1.56 of each individual associated with the filing and prosecution of the above-identified patent application (hereinafter, "associated information known to individuals") to disclose all individual to be material to patentability, Applicant(s) hereby listing cited (modified) PTO-1449 Form attached submits This submission is made in accordance with 37 references. C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609.

The cited references, while believed to be of relevance, are not necessarily considered to teach or suggest any aspect of the invention described and claimed in the aboveidentified patent application. Applicant(s) hereby expressly Patent Application

Attorney Docket No.: 57941.000063

Client Reference No.: RA001.2003.2.C.US

reserves the right to swear behind the effective dates of any of the cited references. Applicant(s) further reserves the right to question the relevance, materiality, and/or prior art status of any of the cited references in whole, in part, or in combination, subsequent to the filing of this information disclosure statement. This information disclosure statement is also not to be construed as a representation that a search has, or has not, been conducted or that no better art exists. Rather, this information disclosure statement discloses only the best references of which the associated individuals are aware.

The Examiner is respectfully requested to consider each of the cited references, to indicate such consideration by initialing in the space provided next to each cited reference on the enclosed Form PTO-1449 (modified), to sign the initialed Form PTO-1449 (modified), and to return a copy of the same with the next communication to the Applicant(s).

In accordance with 37 C.F.R. § 1.98(a), only copies of the cited references which are not U.S. patents or U.S. patent application publications are being submitted herewith. However, copies of the cited references which are U.S. patents or U.S. patent application publications will be submitted at the request of the Examiner. In considering these cited references, it may be noted by the Examiner that certain of the references may

Patent Application Attorney Docket No.: 57941.000063 Client Reference No.: RA001.2003.2.C.US

contain markings, underlinings, and/or other notations. These markings, underlinings, and/or other notations are not to be construed as drawing the Examiner's attention either to selected parts or away from other parts of these cited references. Any such markings were either present on the copies of these cited references when obtained by the associated individuals, or were made thereon during the study of these cited references by the associated individuals.

In accordance with 37 C.F.R. § 1.97(b), this information disclosure statement is being filed (i) within three months of the filing date of the above-identified patent application; (ii) within three months of the date upon which the above-identified patent application entered the national stage as set forth in 37 C.F.R. § 1.491; (iii) before the mailing date of a first Office above-identified patent the for merits on the Action application; or (iv) before the mailing date of a first Office Action after the filing of a request for continued examination under 37 C.F.R. § 1.114. Accordingly, no statement or fee is required.

Please charge any shortage in fees due in connection with the filing of this communication to Deposit Account No. 50-0206, and please credit any excess fees to such deposit account.

Patent Application

Attorney Docket No.: 57941.000063

Client Reference No.: RA001.2003.2.C.US

Respectfully submitted,

Hunton & Williams LLP

Thomas E. Anderson

Registration No. 37,063

TEA/sdw

Hunton & Williams LLP 1900 K Street, N.W.

Washington, D.C. 20006-1109

Telephone: (202) 955-1500 Facsimile: (202) 778-2201

Date: January 21, 2005

FORM	PTO-1449
(REV. 7	7-80)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.: 57941.000063

INVENTOR'S NAME: Michael FARMWALD et al.

SERIAL NO.: 10/716,596 EXAMINER: Unassigned

(Use several sheets if necessary)

LIST OF MATERIALS CITED BY APPLICANT

FILING DATE: November 20, 2003 GROUP: 2818

JAN 2 1 2005

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE
	1.	4360870	11/23/1982	McVey			
	2.	4379222	04/05/1983	Hayter et al.			
	3.	4394753	07/19/1983	Penzel			
	4.	4494021	01/15/1985	Bell et al.			
	5.	4506348	03/19/1985	Miller			
	6.	4513372	04/23/1985	Ziegler et al.			
	7.	4520465	05/28/1985	Sood			
	8.	4562435	12/31/1985	McDonough et al.			
· · · · · · · · · · · · · · · · · · ·	9.	4597019	06/24/1986	Nishimoto et al.			
	10.	4628489	12/09/1986	Ong			
	11.	4637018	01/13/1987	Flora			
	12.	4688197	08/18/1987	Novak et al.			
	13.	4754433	06/28/1988	Chin et al.			
	14.	4755937	07/05/1988	Glier			
	15.	4785428	11/15/1988	Bajwa			
-	. 16.	4789960	12/06/1988	Willis			
	17.	4811364	03/07/1989	Sager et al.			
	18.	4849937	07/18/1989	Yoshimoto			
	19.	4941128	07/10/1990	Wada			
	20.	5001672	03/19/1991	Ebbers			
	21.	5006982	04/09/1991	Ebersole et al.			
	22.	5134699	07/28/1992	Aria et al.			
	23.	5173617	12/22/1992	Alsup et al.	-		

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS AND SUBCLASS	TRANSLATION PROVIDED	
					Yes	No
 24.	02197553	05/18/1988	GB			-
 25.	63217452	09/09/1988	JР			
 26.	63239676	10/05/1988	ЛР			
27.	6443894	02/16/1989	JР			

EXAMINER DATE CONSIDERED

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Page 2 of 3

FORM PTO-144		U.S. DEPARTMENT OF COMMERCE	ATTY. DOCKET NO.:	SERIAL NO.:			
(REV. 7-80)	J	PATENT AND TRADEMARK OFFICE	57941.000063 INVENTOR'S NAME:	10/716,596 EXAMINER:			
LIST OF MATERIALS CITED BY APPLICANT		Michael FARMWALD et al.	Unassigned				
LIST OF MATERIALS CITED BY ATTEICANT			FILING DATE:	GROUP:			
(Use several sheets if necessary)			November 20, 2003	2818			
	OTHER MATERIALS (Including Author, Title, Date, Pertinent Pages, Etc.)						
_	28.	ALNES, Norsk Data Report, 11/10/1988, SCI: A P.	roposal For				
	29.	Gustavson, David B., 11/28/1988, SCI-C [1 and S0	CI 2], Scalable Coherent In				
	30.	Gustavson, David B. et al, 08/22/1988, SCIA [I an	d SCI 2], The Scalable Col	herent Interface			
		Project (Superbus), Draft					
	31.	Johnson, Mark G; Hudson, Edwin L., IEEE Journa					
	. 1	10/00/1988, Johnson (IEEE 10/88), A Variable Del	lay Line PLL For CPU- Co	processor			
	22	Synchronization	1 1001 : ADV/22 CDD Do	41 Intol			
	32.	Intel, Intel Publication Number 171873-001 Rev. A iAPX43202 VLSI General Data Processor Data Sh	•	tasheet, inter			
	33.	Intel, Intel Publication Number 17 1874-001 Rev. A		cheet Intel			
	55.	iAPX43203 VLSI Interface Processor Data Sheet	A, 1701, IAFA-172 II Data	silect, micr			
	34.	Numata, K. et. al., IEEE Journal of Solid State Circ	cuits, vol. 24 No. 4, pp. 900	0-904, 08/00/1989,			
ı		New Nibbled -Page Architecture for High Density		, , , , , , , , , , , , , , , , , , , ,			
-	35.	Peigrom, M. et al., ESSCIRC Dig. Tech. Papers, pp		Kbit Variable			
	<i>'</i>	Length Shift Register for Digital Audio Application					
	36.	Poon, T. C., et al., IEEE Journal of Solid State Circuits, Vol. SC-22, No. 3, pp. 491-494, 1987, A					
		CMOS DRAM-Controller Chip Implementation					
	37.	Watanabe, S. et. al., IEEE Journal of Solid State Circuits, vol. 24 No. 3, p. 763, 06/00/1982, An					
	<u> </u>	Experimental 16-Mbit CMOS DRAM Chip with a					
	38.	Schanke, Morten, 05/05/1989, SCIB [1 and SCI 2]					
	39.	JEDEC, JC 42.3 Committee On MOS Memories, 09/14/1988, Minutes Of Meeting No. 47 JC-					
	42.3 Committee On MOS Memories w/Attachment L (Proposal)						
	40. JEDEC, JC 42.3 Committee On Mos Memories, 12/07/1988 Minutes Of Meeting No. 48 Jo			ting No. 48 JC 42.3			
	<u> </u>	Committee On MOS Memories WI Attachment L					
	41.	JEDEC, JC 42.3 Committee On 09/12/1989, Minut	tes of Meeting No. 51 JU 4	2.3 MOS			
		Memories Committee On MOS Memories	10/06/1000 Minutes OFM.				
	42.	JEDEC, JC 42.3 Committee On MOS Memories, 1		eting No. 52 JC			
	43.	42.3 Committee On MOS Memories w/Attachmen		QT .			
	44.	Emmerson et al., IEEE MICRO, 12/00/1984, Fault Tolerance Achieved in VLSI Gelsinger et al., IEEE Spectrum October 1989, Microprocessors circa 2000, 1989 (pages 43-47)					
	45.	Patterson, David A. et al., Morgan Kaufmaim Publ					
	75.	Computer Architecture A Quantitative Approach (, CA 1990,			
	46.	Sawada Kazuhiro et al IFFE 1988 Custom Integ	rated Circuits Conference 1	988. A 72K			
	'	Sawada, Kazuhiro et al., IEEE 1988 Custom Integrated Circuits Conference 1988, A 72K CMOS Channelless Gate Array With Embedded 1 Mbit Dynamic RAM					
	47.						
		Micropipelines					
	48.						
MicroVAX 3 500/3600 Processor Module							
EXAMINER DATE CONSIDERED							
*EXAMINER:	Initial if r	reference considered, whether or not citation is in conformance w	with MPEP 609; Draw line throug	gh citation if not in			

conformance and not considered. Include copy of this form with next communication to applicant.

Page 3 of 3

FORM PTO-144		U.S. DEPARTMENT OF COMMERCE	ATTY. DOCKET NO.:	SERIAL NO.:		
(REV. 7-80) PATENT AND TRADEMARK OFFICE			57941.000063	10/716,596		
			INVENTOR'S NAME:	EXAMINER:		
	LIST O	F MATERIALS CITED BY APPLICANT	Michael FARMWALD et	01.000.8.100		
			FILING DATE:	GROUP:		
		(Use several sheets if necessary)	November 20, 2003	2818		
		OTHER MATERIALS (Including	Author, Title, Date, Pertinent Pages, E	tc.)		
	49.	Lidington, Gary P., Digital Technical Jou MicroVAX 3500/3600 Processor Module		86, Overview of the		
	50.	30p) 0111J1111 3111110111101				
	51. PATTERSON et al., Computer Architecture A Quantitative Approach					
	52.	JOHNSON et al., Session XI: High Speed				
		Loop for CPU-Coprocessor Synchronizat		ry 18, 1988,		
	_	Continental Ballroom 6, 10:00 AM, pp. 142-143, 334 and 336				
	53.	JEONG et al., Design of PLL-Based Clock Generation Circuits, IEEE Journal of Solid-State				
		Circuits, Vol. SC-22, No. 2, April 1987,		1 10 2		
	54. GigaBit Logic, GaAs IC Data Book & Designer's Guide, May 1988, pp. 1.1-10.3					
	55. Intel, Iapx 432 Interconnect Architecture Reference Manual, 1982					
				,		
,						
EXAMINER		DA	TE CONSIDERED			
		eference considered, whether or not citation is in cor idered. Include copy of this form with next commun		rough citation if not in		